Optimizing Hardware Function Evaluation

Oskar Mencer, Wayne Luk and Haohuan Fu
Department of Computing
Imperial College London
{oskar, wl, hfu}@doc.ic.ac.uk

12 March 2007
Tutorial Outline

- Evaluation of Elementary Functions
- Automatic Exploration of FPGA Designs
- Hierarchical Segmentation
- Bit-width Optimization
- Further Reading
Part I
Evaluation of Elementary Functions

Part II
Automatic Exploration of FPGA Designs

Part III
Hierarchical Segmentation

Part IV
Bit-width Optimization